Resource Efficient Implementation of Keccak, Skein & JH Algorithms on Reconfigurable Platform

Authors : Dureshahwar KUNDİ, Arshad AZİZ, Kashif LATİF

Pages : 0-0

View : 16 | Download : 9

Publication Date : 2016-05-01

Article Type : Research Paper

Abstract :In this work, we present a compact hardware implementation of cryptographic hash algorithms; [Keccak, Skein & JH] on Field Programmable Gate Array insert ignore into journalissuearticles values(FPGA); by using an efficient primitive level programming approach. All the logic is not only mapped onto Look-Up-Table insert ignore into journalissuearticles values(LUT); but also effectively utilizes FPGAs internal dedicated logical resource, such as Fast Carry Chain logic with MUXCY and XORCY to reduce overall hardware resources. This approach results in the usage of a minimized chip area with a good balance between resources and speed for selected hash algorithms. All the implementation has been done on the latest Xilinx FPGAs and their results comparisons are presented in the form of chip area consumption, throughput and throughput per area with previous up-to-date implementations. The results show a substantial improvement as compared to all the previously reported works.
Keywords : Cryptographic Hash Functions, FPGA, JH, Keccak, Skein