EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

Authors : Anıl ÇELEBİ, Muhammad ASLAM

Pages : 69-78

View : 17 | Download : 7

Publication Date : 2017-03-14

Article Type : Other Papers

Abstract :In video compression, motion estimation insert ignore into journalissuearticles values(ME); is exploited to remove temporal redundancy. Computationally, ME is one of the most expensive parts of a video encoder. In this work, efficient and novel hardware architecture is proposed to implement selective Gray-coded bit-plane based motion estimation algorithm. Spiral search algorithm is employed as search scheme in the novel hardware architecture. Experimental results show that considerable amount of hardware resources are saved thanks to the proposed architecture compared to the recent works in the literature.
Keywords : Video Coding, HEVC, Motion Estimation, FPGA, Hardware Architecture