Speed optimization of 32 bit single precision floating point multiplier through pipelining in VHDL

Home Page
About
Submit A Journal
Submit A Conference
Submit Paper/Book
- Submit a Preprint
- Submit a Book
Contact

International Journal of Engineering Science and Application
Volume:2 Issue:4
Speed optimization of 32 bit single precision floating point multiplier through pipelining in VHDL

Speed optimization of 32 bit single precision floating point multiplier through pipelining in VHDL

Authors : Tajinder Pal SİNGH

Pages : 145-149

View : 38 | Download : 21

Publication Date : 2018-12-28

Article Type : Research Paper

Abstract :The paper is presenting the architectural method for speed optimization of floating point multiplier involves increasing the frequency by implementing pipelines in the design using VHDL language. The whole algorithm of IEEE 754 standard 32 bit single precision precision floating point multiplier have two pipelining stages, which improve the frequency rate of clock to 422.556 MHz and result the output in 2.367ns. The design also handles the overflow/ underflow cases with normalization for the better accuracy of the result. Xilinx vertex 5 FPGA is targeted for the design and the simulation is done on Xilinx ISE simulator.
Keywords : Floating Point multiplier, VHDL, Pipelining, Xilinx ISE tool

ORIGINAL ARTICLE URL

* There may have been changes in the journal, article,conference, book, preprint etc. informations. Therefore, it would be appropriate to follow the information on the official page of the source. The information here is shared for informational purposes. IAD is not responsible for incorrect or missing information.