IAD Index of Academic Documents
  • Home Page
  • About
    • About Izmir Academy Association
    • About IAD Index
    • IAD Team
    • IAD Logos and Links
    • Policies
    • Contact
  • Submit A Journal
  • Submit A Conference
  • Submit Paper/Book
    • Submit a Preprint
    • Submit a Book
  • Contact
  • Balkan Journal of Electrical and Computer Engineering
  • Volume:9 Issue:1
  • A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

A Novel Dormand-Prince Based Hybrid Chaotic True Random Number Generator on FPGA

Authors : İsmail KOYUNCU, Halil İbrahim ŞEKER, Murat ALÇIN, Murat TUNA
Pages : 40-47
Doi:10.17694/bajece.722911
View : 16 | Download : 9
Publication Date : 2021-01-30
Article Type : Research Paper
Abstract :This study presents a novel Dormand-Prince-based hybrid chaotic True Random Number Generator Design insert ignore into journalissuearticles values(TRNG); that can be used for secure communication and cryptographic applications on Field Programmable Gate Array insert ignore into journalissuearticles values(FPGA);. In this design, a chaotic oscillator unit has been implemented with an FPGA-based Sprott-Jafari chaotic oscillator model suitable with IQ-Math fixed point number and IEEE 754-1985 floating point number standards. Random numbers have been produced with the quantization of the results generated by the chaotic oscillator. XOR has been performed with FPGA-based ring oscillator structure on the post-processing unit so as to enhance the randomness. The differential equation of the chaotic system used in the TRNG design was modelled using Dormand-Prince numerical algorithm method. The design on FPGA has been realized in two separate number formats including 32-bit insert ignore into journalissuearticles values(16I-16Q); IQ-Math fixed point number standard and 32-bit IEEE 754-1985 floating point number standard. The realized designs have been coded in VHDL, a hardware description language, and the Xilinx ISE 14.7 program has been used for the system design. Two separate TRNG designs have been synthesized and tested for the Virtex-6 insert ignore into journalissuearticles values(XC6VLX240T-1FF1156); FPGA chip. The maximum operating frequency of the TRNG with 32-bit IQ-Math fixed point number standard is 344.585 MHz and the throughput is approximately 344 Mbit/s. The maximum operating frequency of the TRNG with 32-bit IEEE 754-1985 floating point number standard is 316.756 MHz and the throughput is 316 Mbit/s. 1 Mbit sequence has been generated by both designed TRNG systems. Randomness analysis of the generated numbers has been performed in accordance with the NIST 800-22 tests and the generated numbers have successfully passed all of the tests.
Keywords : Chaotic oscillator, Dormand Prince algorithm, Field programmable gate array, NIST 800 22, Random number generator

ORIGINAL ARTICLE URL
VIEW PAPER (PDF)

* There may have been changes in the journal, article,conference, book, preprint etc. informations. Therefore, it would be appropriate to follow the information on the official page of the source. The information here is shared for informational purposes. IAD is not responsible for incorrect or missing information.


Index of Academic Documents
İzmir Academy Association
CopyRight © 2023-2025