A power and area efficient approximate carry skip adder for error resilient applications

Authors : Sujit Kumar PATEL, Bharat GARG, Shireesh Kumar RA

Pages : 443-457

Doi:10.3906/elk-1907-72

View : 20 | Download : 11

Publication Date : 0000-00-00

Article Type : Research Paper

Abstract :The compute-intensive multimedia applications on portable devices require power and area efficient arithmetic units. The adder is a prime building block of these arithmetic units and limits the overall performance. Therefore, this paper analyzes the logic operations of the state-of-the-art adders and presents a novel low complexity adder segment with new carry prediction logic by removing the redundant logic and sharing the common operations. Further, a new power and area efficient approximate carry skip PAEA-CSK adder is proposed using the novel adder segment. The effectiveness of the proposed PAEA-CSK adder is evaluated and compared over the existing adders by implementing them in VHDL and synthesizing using the Synopsys Design Compiler with the 65nm TSMC CMOS Library. The synthesis result shows that the proposed PAEA-CSK adder requires 27.28% and 18.03% less area and power, respectively, over the existing carry skip-based approximate adder with the same accuracy. Further, the Sobel edge detector SED embedded with the proposed adder improves PSNR by a minimum of 16.94 dB over the SED embedded with a nonzeroing bit-truncation adder.
Keywords : Approximate computing, carry skip adder, low power design, error resilient applications